We define a notion of equivalence for designs containing black boxes i.e., components whose functionality is not known: these arise naturally in the course of hierarchical design. Using this notion, we describe a sound and complete methodology for optimizing such designs.
Introduction
Modern gate-level hardware designs often contain "black boxes" (components whose functionality is not known). These black boxes can arise in many ways:
In hierarchical synthesis, components are recursively optimized from the "bottom-up" and then treated as fixed blocks.
The choice for the implementation of certain components may not have been made yet; this happens when different parts are designed separately.
A conscious decision may have been made not to synthesize certain components; these could be predefined blocks which have been already carefully designed and hand-optimized.
In the past, the approach taken for synthesis as well as verification of designs with black boxes has been to make the inputs to the black boxes primary outputs, and output of the black boxes primary inputs.
We will show that, for logic optimization, this approach is pessimistic in theory and in practice; the flexibility afforded by observability and controllability don't cares in the portion of the design to be synthesized is not fully used. Additionally, the fact that certain components may be instantiations of the same "variety" of black box, and consequently when presented with the same input are constrained to produce the same output is not used in this approach.
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To the best of our knowledge, there has been no past work on synthesizing designs with black boxes which has done more than treat the black box inputs and outputs as design outputs and inputs. In the verification community, Jones, Dill, and Burch have addressed the problem of verifying designs with "uninterpreted functions" (UIFs). These UIFs arise in the context of verifying complex operations in microprocessors, and provide a useful mechanism for abstraction [8] . They can be viewed in some sense as being black boxes. However, they are applied to complex datatypes (such as integers), and the decision procedure for verification in the presence of UIFs is based on a rewrite system [13] , which is completely distinct from our approach, which is based on gate level designs and BDD based optimization.
The remainder of this paper is structured as follows: we begin in Section 2 by giving syntax and semantics to designs using finite state machines and netlists; this is extended to designs containing black boxes. In Section 3, we formulate the appropriate notion of equivalence for such designs. The inadequacy of existing approaches to synthesizing designs with black boxes is described in Section 4; we then formulate a sound and complete synthesis procedure using the concept of an "observability network", and present experimental results. We conclude with a summary of our contributions and suggestions for future work in Section 5.
Models for Hardware
There are two main formalisms for expressing designs, namely finite state machines and netlists. A detailed discussion on FSMs can be found in Hopcroft [6] . Netlists are "structural" and are more relevant to the present discussion.
Netlists
A netlist is a representation of a design at the structural level. We define two types of netlists, namely, simple and complex.
A simple netlist is a directed graph, where the nodes correspond to primitive circuit elements which could be gates, latches or primary inputs, and the edges correspond to wires connecting these elements. For simplicity, we will assume that the netlist is Boolean i.e., all variables take values in ( 0 , l ) . A simple netlist will be referred to as a combinational netlist if no latches occur in it; otherwise, it will be referred to as a sequential netlist.
A complex netlist (or simply, a netlist) is a similar to a simple netlist, with the addition of black boxes to the set of primitive circuit elements. Black boxes of the same variety are required to have the same number of inputs. A more detailed description of the syntax and semantics of netlists can be found in [7] . By definition, we require that there be no combinational cycles, where a combinational cycle is a cycle of gates. Issues related to combinational cycles have been dealt with elsewhere [3, 9] .
Design Equivalence
If design D1 is equivalent to design Do then the composition of D1 with any environment should be equivalent to the composition of DO with the same environment; this is similar to the argument of plug-in plug-out replaceability given in [ 141 -see Figure 1 .
Here we will discuss only about combinational designs. We can reason about sequential designs in a similar manner: details can be found in [7] . Since An example of complex combinational designs which are combinationally equivalent is given in Figure 2 .
Synthesis
We now describe algorithms for optimizing designs with black boxes. = F(1,22) .
Traditional Approaches
Traditionally, designs with black boxes have been synthesized by making the inputs to the black boxes primary outputs, and output of the black boxes primary inputs, and synthesizing the simple logic [5, 11. However, this approach is pessimistic for reasons given in Section 1. This is illustrated in Figure 2 , in which gate a1 can be safely replaced by the constant one, even though it is an input to the black box.
Sound and Complete Synthesis
Our approach to synthesizing combinational netlists will be to first identify all the flexibility available for synthesizing the simple portion of the netlists. This is then used to minimize the simple logic using existing logic optimization techniques. In particular, the notion of "don't cares" sets, i.e., inputs for which a gate can output any value carries over from logic synthesis on simple combinational networks [lo]; the same is true of "compatible sets of permissible functions" [4, 111 is useful. The latter correspond to subsets of the complete set of don't cares for individual gates with the property that gates can be independently simplified with respect to these subsets, without requiring that don't cares to be recomputed. By treating the inputs and outputs of the black boxes as primary inputs and primary outputs, we can use conventional methods to compute don't care sets for the gates of the design. However, as illustrated in Figure 2 , this approach is suboptimal. In order to compute the full set of don't cares at a gate we use the concept of a consistency network.
Definition 3 Let D be a complex combinational design. For a gate G in D on
Let D be a complex combinational network. We construct the consistency network as follows:
Step 1: Form The following theorem (the proof of which is given in [7] ) demonstrates that we can perform redundancy removal on the simple logic associated with D by performing redundancy removal on the nodes corresponding to D in the consistency network. 
DCHECKER is s-a-l(O) redundant.
primary output of D which is not equal to the corresponding primary output of Ddup.
Step 2: Replace all black boxes in DPM by primary inputs to form the simple combinational netlist DSIMP.
Step 3: For each pair of primary inputs in DSIMP which correspond to black boxes of the same variety in DPM, add to DSIMP a "consistency" gate, which outputs 1 exactly when the pair of primary inputs have the same value or the inputs to the corresponding black boxes from DPM take distinct values. Call this netlist DCONSISTENT
Step 4: Form the gate GCONSISTENT by taking the conjunction of all consistency logic nodes and the output of DCoNSISTENT. Add this gate to DCoNSISTENT; designate GCONSISTENT to be the only primary output. Call the resulting netlist DCHECKER; we will refer to DCHECKER as the consistency network.
The result of this construction is illustrated in Figure 3 ; note that the resulting netlist is a simple combinational netlist. It should be clear from the construction that the output of DCHECKER is 0 for any input.
Logic Optimization
We claim that the consistency network embodies all the flexibility available for synthesis. 
Experiments
In this section we report experimental results on the synthesis of complex combinational netlists; these experiments were performed in the SIS environment [ 121.
Specifically, we took several ISCAS benchmark circuits, and "cut out" a region of the logic internal to the design; this was treated as a black box. We then formed the consistency network, computed the compatible observability don't cares for the gates as described in Section 4.2.1, and simplified the functions for the gates using these don't cares [2] . All this was relatively simple to achieve, since we were able to use the existing code for the f u l l s i m p l i f y command in SIS which computes compatible observability don't cares; we simply restricted the nodes chosen to be simplified in the consistency network to be from D and not from D, , , or the consistency logic.
In Table 1 we provide a comparison of our procedure with the conventional approach of making the black box For each design, we report the initial size of the circuit, the literal savings after optimization, the time taken for optimization, and the size of the largest BDD built in the course of computing the don't cares [ 111. Not surprisingly, the experiments show that there is more reduction to be achieved by using the new procedure; in many cases, this difference is substantial, e.g., i 4 .
However, the true significance of these results is not the amount of reduction offered; these examples do not reflect the kind of hierarchical designs our procedure is suited to. The main point to note is that the penalty in running time and memory usage is not significant. Thus we feel our procedure should take the same order of magnitude of running time as existing synthesis routines on more realistic designs, while providing substantial improvements to the quality of the resulting design.
Conclusion
To summarize, we have met our goal of establishing a sound and complete methodology for optimizing designs containing black boxes. We formalized the notion of a design containing black boxes, developed criterion for equivalence, and characterized all the flexibility available for synthesizing such designs; we pointed out the limitations in existing approaches. Preliminary experiments performed indicate that the additional flexibility can be useful for optimization, and the increased time taken for synthesis is acceptable. We have been offered a large hierarchical industrial design which contains many uninstantiated components; we are working on applying our procedure to it.
In the long term future, we would like to relate our results, which stem from work on logic synthesis, to highlevel synthesis. We feel existing high-level synthesis procedures lack a well defined characterization of the set of permissible implementations; we believe we can contribute to an enhanced understanding of these issues.
